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1571 ABSTRACT 
A failure detector is provided for detecting unidirec- 
tional failures in triacs, particularly as used in power 
factor controllers for induction motors. In a first em- 
bodiment, the triac voltage waveform is sensed and 
upon detection of an unbalanced signal, corresponding 
to failure of the triac in either the positive or negative 
direction, the triac is turned full on in both directions. In 
a second embodiment, a pair of pulsed signals are de- 
rived, the pulse durations of which are proportional to 
the phase difference between the load current and volt- 
age for each half cycle, and the triac is turned full on 
responsive to a difference in pulse duration between the 
half cycle signals. An unidirectional open circuit detec- 
tor is adapted to use a signal from either of the first and 
second embodiments to turn the triac off in response to 
an open circuit failure in either direction. 
20 Claims, 17 Drawing Figures 
/ i z  IO 
1 nn I 
L B  
https://ntrs.nasa.gov/search.jsp?R=19830025919 2020-03-22T01:04:15+00:00Z
U.S. Patent Aug. 23 ,1983 Sheet 1 of 4 4,400,65 7 
c 
I I * 
U.S. Patent Aug. 23,1983 Sheet 2 of 4 4,4O0,65 7 
Sheet 3 of 4 9 480,657 
FIG 3 
FIG 5 
atelle Aug. 23, 1983 Sheet 4 of 4 4,400,657 
TRIAC FAILURE DETECTOR 
4,400,657 
ORIGIN OF THE INVENTION 
This invention described herein was made by an em- 
ployee of the United States Government and may be 
manufactured and used by or for the Government of the 
United States for governmental purposes and without 
the payment of any royalties thereon or therefor. 
TECHNICAL FIELD 
The present invention relates to failure detection 
circuits for triacs connected in triac control systems 
such as power factor controllers. 
BACKGROUND ART 
10 
15 
In U.S. Pat. Nos. 4,052,648 (Nola) and 4,266,177 
(Nola), there are disclosed power factor control systems 
which are particularly useful in connection with AC 
induction motors and which sample the line voltage and 20 
current through the motor and control the power input 
to the motor in proportion to the detected phase differ- 
ence between the sampled voltage and current, 
whereby less power is provided to the motor in re- 
sponse to decreased loading of the motor. The control 25 
of input power is preferably effected by controlling the 
time during which a control triac connected in series 
with the motor is turned on. 
A troublesome failure mode associated with triacs is 
symmetrical triac voltage waveform produced during 
normal triac operation and for producing a second out- 
put responsive to a non-symmetrical triac voltage wave- 
form caused by failure of the triac in either a positive or 
negative direction @e., what is being referred to as a 
unidirectional failure); and control means, connected to 
the detecting means, for turning the triac full on in both 
directions responsive to the second output. 
Preferably, the detecting means comprises a low pass 
filter, connected to receive the voltage across the triac, 
which produces a first filter output responsive to short 
circuiting of the triac in one direction and which pro- 
duces a second filter output responsive to short circuit- 
ing of the triac in a second direction, and operational 
amplifier means connected to said low pass filter for 
producing the second (triac triggering) output referred 
to above responsive to either the first filter output or the 
second filter output. Advantageously, the operational 
amplifier means comprises an operational amplifier, a 
first blocking diode connected between the output and 
one input of the operational amplifier and a second 
blocking diode connected between the operational am- 
plifier and the triac control means. 
Preferably, the control means comprises an opera- 
tional amplifier having one input connected to the out- 
put of the detecting means of the failure detection cir- 
cuit and an output connected to the gate of the triac. 
Advantaeeouslv. the control means further com- 
I 
prises a bias circiit for providing a predetermined bias that which causes the triac to effectively short circuit in 30 voltage at the other input of the operational amplifier, 
one direction only. In effect, this failure mode is equiva- 
lent to placing a diode across the triac such that the triac said operational amplifier switches to a full output con- passes uncontrolled current in one direction but still can 
be controlled in the opposite direction. If this failure dition (e.g., its full negative voltage) when a predeter- 
mode occurs in phase controlled bduction motor sys- 35 mined relationship exists between the bias voltage and 
rent component which can produce ing circuit, responsive to the aforesaid switching of the 
damage to the motor. operational amplifier, for latching the operational am- 
A further failure mode for triacs that presents particu- 40 plifier in said full output condition so as to ensure that 
lar detection problems is where the tdac is effectively the triac is continuously maintained fully turned on in 
open circuited in one direction explained both directions. This latching Circuit preferably in- 
below the present invention is concerned with detecting cludes a resistor and diode connected between said bias 
if a triac has failed shorted, or failed open, in one direc- Circuit and the Output Of the operational amplifier. 
tion only and with providing the appropriate response 45 Accord& to a fUrther aspect ofthis embodiment, the 
thereto. It will be understood that while the invention is Control system further comprises open circuit failure 
of particular value when used in connection with power detecting means for detecting an open Circuit failure Of 
factor controllers such described above, the inven- the triac in either direction and for turning O f f  the triac 
tion is not limited to such a use. in response to detection of such a failure. The open 
the bias voltage being related to second output such that 
terns such as in the power factor controller described 
above, the unbalanced waveform results in a d.c. cur- 
the second output (e*& when the latter exceeds the 
meanS further comprises a latch- The 
and 
50 circuit failure detecting means advantageously com- 
prises an operational amplifier, connected to receive the SUMMARY OF THE INVENTION 
Generally speaking, one major aspect of the present hrst and second outputs of the detecting means of the 
invention concerns the provision of circuitry which failure detection circuit, for producing an output which 
detects undirectional short circuits in triacs and which, causes turning off of the triac, and a diode arrangement 
upon detecting such a shorted condition, turns the triac 55 for blocking the output of the operational amplifier 
fully on. A further major aspect of the invention con- when the first output is received and for passing the 
cems the provision of circuitry which detects unidirec- output of the operational amplifier to the gate of the 
tional open circuits in triacs and which, in response triac when said second output is received. An input low 
thereto, turns the triac off. As will appear from the pass filter is preferably connected to the input of the 
discussion which follows, certain advantages accrue 60 operational amplifier which receives the first and sec- 
when the failure detection circuitry of the invention is ond outputs of the detecting means of the short circuit 
incorporated in a power factor controller such as de- failure detection circuit and a latching circuit for latch- 
scribed above although, as stated above, the invention is ing the operational amplifier in the output condition 
not limited to such use. thereof which provides for turning off of the triac. 
In accordance with a second embodiment thereof, the 
tion, the failure detector circuit basically comprises invention concerns the provision, in a triac control 
detecting means for detecting the triac voltage wave- system for an alternating current input signal for con- 
form and for producing a first output responsive to a trolling input current flow to an inductive load, of a 
In accordance with a first embodiment of the inven- 65 
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triac failure detection circuit for detecting a unidirec- circuit failure detection circuit is preferably of the type 
tional short circuit failure of the triac of the control discussed above in connection with the first embodi- 
system, the failure detecting circuit comprising phase ment. 
shift detection means for deriving first and second pulse Other features and advantages of the invention will 
trains of phase difference pulses whose phase durations 5 be set forth in, or apparent from, the detailed descrip- 
are proportional to the phase differences between the tion of the preferred embodiments which follows. 
BRIEF DESCRIPTION OF THE DRAWINGS triac voltage and current for each half cycle of the alternating current signal, and detecting means for re- 
ceiving the phase difference pulses and for producing a FIG. 1 is a schematic circuit diagram, partly in block 
first output when the half cycle pulses are of equal 10 form, of a first embodiment of the short circuit triac 
duration corresponding to normal operation, and for failure detection circuit of the invention as incorporated 
producing a second output when the half cycle pulses in a power factor controller system. 
are of unequal duration corresponding to a short circuit FIGS. 2(u) to 2v) are waveforms associated with 
failure of the triac in either direction, and control operation of the system of FIG. 1; 
means, connected to the detecting means, for turning 15 FIG. 3 is a schematic circuit diagram, partly in block 
the triac full on in both directions responsive to the form, of a second embodiment of the short circuit triac 
second output. failure detection circuit of the invention; 
According to a particularly advantageous form of the FIGS. 4(u) to 4(h) are waveforms associated with the 
second embodiment, the failure detection circuit is in- circuit of FIG. 3; and 
corporated in a power factor controller for controlling 20 FIG. 5 is a schematic circuit diagram of a preferred 
the power supplied to an induction motor in accordance embodiment of the open circuit triac failure detection 
with the phase difference between motor voltage and circuit of the invention. 
DESCRIPTION OF THE PREFERRED current waveforms. In this form of the invention, the 
EMBODIMENTS phase shift detection means derives the phase difference signals from signals produced by the power factor con- 25 
troller. In particular, the power factor controller prefer- Before considering the present invention, a power 
ably produces first and second signals proportional the factor controller of the type disclosed in U.S. Pat. No. 
square of the load voltage and the inverse thereof, and 4,266,177 will be considered in connection wifh FIG. 1 
third and fourth signals proportional to the square of the in which a failure detecting circuit in accordwce with 
load current and the inverse thereof, and includes a 30 one embodiment of the invention is incorporated. The 
summing circuit for selectively summing the signals to system shown in FIG. 1 is similar to that described in 
produce a first square wave having a pulse duration the patent just referred to and the subject matter of that 
proportional to the phase shift for a positive half cycle patent is hereby incorporated by reference. 
of the input current and a second square wave having a Referring to FIG. 1, the system shown therein in- 
pulse duration proportional to the phase shift for a nega- 35 cludes input terminals 10 and 12 which are colurected to 
tive half cycle of the input current. These first and a power supply circuit 14 and across the series combina- 
second square waves correspond to the first and second tion of the winding or windings of a motor 16, a thy- 
pulse trains produced by the phase shift detection ristor (triac) 18A and a current sensing resistor 20. Triac 
means. 18A is connected to a pilot triac 18B and the two triacs 
Preferably, the detecting means includes first and 40 are turned on and off together; thus, for sake of conve- 
second operational amplifiers for receiving one of said nience the two triacs 18A, 18B will be referred to col- 
ftrst and second pulse trains for first and second square lectively as triac 18. The input terminal 10 is also con- 
waves, at each of the inputs thereof such that an output nected to positive and negative voltage squaring cir- 
is produced when the pulses of the first and second cuits 22 and 24 which produce respectively oppositely 
pulse trains are of unequal duration. A blocking diode 45 phased, full wave, rectangular wave outputs. A signal 
arrangement provides blocking of the outputs of a first voltage is developed across current sensing resistor 20 
polarity produced by either of the operational amplifi- which is applied to the inputs of full wave current 
ers. squaring wave shapers 26 and 28. Wave shaper 26 is 
The control means preferably comprises an opera- responsive only to positive half cycles of the current 
tional amplifier having one input connected to the out- 50 waveform and produces a first rectangular output 
put of the detecting means and an output connected to waveform. Wave shaper 28 is responsive only to nega- 
the gate of the triac. The control means further com- tive half cycles of the current waveform and produces a 
prises a bias circuit for providing a predetermined volt- second rectangular output waveform out of phase with 
age at the other input of the operational amplifier so that produced by wave shaper 26. 
that the operational amplifier switches to a full output 55  The outputs of voltage squaring wave shapers 24 and 
condition (e.g., its full negative voltage) when a prede- 22 are connected to a negative going pulse detector 30 
termined relationship exists between the bias voltage which produces negative spikes used in triggering a 
and the second output. The control means further com- ramp generator 32 connected to the output of detector 
prising a latching circuit responsive to switching of the 30. The output of ramp generator 32 is connected to one 
operational amplifier for latching the operational ampli- 60 input of a zero crossing detector 34. A control signal to 
fier in the full output condition so as to ensure that the be described below is connected to the negative zero 
triac is continuously maintained fully turned on in both crossing detector 34. 
directions. The control signal referred to above is a function of 
Advantageously, the second embodiment of the in- (i) a pulse signal based on the phase difference between 
vention also further comprises an open circuit failure 65 the current and voltage applied to motor 16 and (ii) a 
detecting circuit for detecting an open circuit failure of command or reference signal to be described below. 
the triac in either direction and for turning off the triac The phase difference signal is derived by a selected 
in response to detection of such a failure. This open combination of the outputs of shapers 22,24,26 and 28. 
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Specifically, the outputs of shapers 22 and 26 are passed through low pass filter 52 and as long as the 
summed in a summing circuit or summer 36 and the operation is normal, the triac voltage is symmetrical and 
outputs of shapers 24 and 28 are summed in a summer the output, VI, of low pass filter 52 is near zero volts. 
38. The signals so produced are rectified by diodes and Considering the condition wherein the triac 18 is 
Summed at a summing point 44 to provide correspond- 5 shorted in a negative direction, the triac voltage will be 
output Pulses. T h s e  output Pulses are produced at as shown in FIG. 2(c) and the filter output vdtage VI 
the leading a d  trading edge of the input A.c. Voltage will become a continuous positive value, V, as shown in 
waveform and are of a constant amplitude and variable FIG. ~(4. When V I  is positive, the output voltage, ~ 2 ,  
width, the width or duration of the pulses of being of invefling amplifier 58 is negative and is blocked by 
dependent on the phase difference between the input 10 diode 66. However, a positive v1 is passed directly 
Voltage and Current. Pulse signal is applied to an through diode 6$ to the input of comparator 70. 
integrator 46. On the other hand, if triac 18 fails due to a short in the 
referred to above is derived positive direction, the triac voltage is as indicated in The 
from a Potentiometer %8 which is set with motor 18 
unloaded md, as explained in U.S. pat. 
FIG. 2(e) and the filter output voltage assumes a 
This 4266,177 15 continuous negative value as shown in FIG. 
referred to above, provides a selected power factor or 
phase between current and volhage as determined negative voltage is blocked by diode 68 but is inverted by inverting amplifier 58, resulting in a positive output 
by the greatest power factor motor current- 
'per- 
voltage ??2. This volbge is passed by diode 66 and a 
positive input voltage V3 is applied to comparator 70. phase difference) at which the motor 
2o It will be seen from the discussion above that the 
value when the triac is operating ,,omally and has a 
positive value if the triac 18 shofis out in either the 
positive or negative direction. The value of v3 is fixed 
volts when the triac 88 is in a failed condition. 
ate for the loading range to be encountered. 
f e n d  to above and is, as stated, connected to the sec- 
ond input to zero crossing detector 34. The output of 
zero crossing detector 34 is connected through a diode 
48 and a current limiting resistor 50 to pilot triac P8B to 25 by the Kc components shown and is typically + 
control the turning on and turning off of triacs PSA, 
18B. 
to that 
The Output Of integrator $6 is the re- input voltage v3 to comparator 70 will have a near zero 
The circuitry thus far is As stated above, the function of comparator 70 is to 
disclosed in U,S. pat. No. 4,266,177 and reference is 
made to that patent for further details of that circuitry 30 thereto, to turn on triac 18 and hold triac 28 full on. 
and the operation thereof, The fdure  or fault detecting the Operation Of 709 
when v3 is positive and, 
circuitry provided in accordance with the preferred 
embodiment of the present invention shown in FIG. 1 
includes low pms filter 52 formed by a resistor 54 and 
under normal conditions the input voltage v3 is zero 
and thus the inverting input of operational amplifier 72 
is at zero volts. The voltage at the non-inverting input 
a capacitor 56 connected to the inverting (negative) 35 
input of an operational amplifier 58. Amplifier 58 pro- 
as discussed above) causes the Out- 
put, v4, of amplifier 72 to be at its full positive value 
vides a of minus one (- 1) as fmed by a pair of (+ 15 volts in the exemplary embodiment under consid- 
resistors Q and a, which are ofequd A diode 66 eration). This positive voltage is blocked by diode 82 
blocks the negative voltage of amplifer 58 while a fur- and thus has no effect on the bias voltage at the non- 
ther diode 6$ directly applies the output voltage V1 of 40 inverting input of amplifier, and by diode 80 and thus 
filter 52 to the inverting input of a comparator stage 70 has no effect at the Operation Of triac 18. 
comprising an operational amplifier 72. The comparator AS described above, if either the main triac 18A or 
70 Serves to Sense when the input voltage v3 is positive the pilot triac 18B fails in B shorted mode in either a 
and is connected to triac 18 so as to turn on and hold positive O r  negative direction, the Voltage v3 aSSUmeS a 
triac 18 full on, responsive to such an occurrence. Corn- 45 Positive DC level greater than the reference voltage 
parator 70 also includes a resistor 74 which serve ( k 2  Volts) at the positive hpUt Of Operational amplifier 
merely to supply input bias current to the comparator 72. This condition Causes the Output Of amplifier 72 to 
and a voltage divider formed by resistors 76 a d  78 switch to its full negative Output (- 15 V O h  in the Spe- 
which determine the voltage at the at the non-inverting cific embodiment under consideration). Gate current 
(positive) input of operational amplifier at predeter- 50 for triac 1s now flows ContinUouslY through diode 80 
mined value, typically +2 volts. A blocking diode 80 and current limiting resistor 50, turning triac 18 full On 
functions to block positive voltage at the output of in both directions and the motor P6 reverts to normal 
operational amplifier 72. A further blocking diode $2 operation as if connected directly across the line. Under 
blocks application of positive voltage to the non invert- these conditions, the voltage across triac 18 is symmetri- 
ing (positive) input of amplifier 72. A resistor 84 is con- 55 cal and the comparator input voltage V3 goes to zero 
neceed in sekes with diode $2 and a charging capacitor volts. However, since the output of comparator 70 is 
86 is connected between the positive (+ 15 volt) input now negative, there will be current flow from ground 
terminal and the positive input of operational amplifier through resistors 76 and 84 and diode 82 to amplifier 72. 
72. The ohmic value of resistor 84 is smaller than that of 
Considering the operation of the circuit shown in 60 resistor 78 so that the net voltage at the positive input of 
FIG. 1 with particular emphasis on the failure detection amplifier 72 ow be negative and will serve to latch 
circuit of the invention, the voltage waveform across amplifier 72 i a negative output condition, thereby 
partially loaded motor in a normally operating power ensuring that motor 16 remains in the normal operating 
factor controller is typically as shown in FIG. 2(4. mode until the failed triac is replaced. When power is 
Consequently, the voltage across triac 18 is near zero 65 reapplied to the circuit, the positive charging current 
volts when the triac is conducting and is equal to the through capacitor 86 ensures that the output of ampli- 
line voltage when the triac 18 is turned off, as is illus- fier 72 goes to the full positive value thereof for the 
trated in FIG. 2(b). It is this voltage which is sensed and unfailed mode of operation. 
7 
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Referring now to the embodiment of FIG. 3, and by 
way of introductory explanation to FIGS. 4(a) to 4(h) 
which illustrate waveforms associated with the opera- 
tion of basic overall power factor controller system of 
FIG. 1 and with the circuit of FIG. 3, the voltage and 
current waveforms associated with a lightly loaded 
motor controlled by a power factor controller system 
such as described above are shown in FIGS. 4(a) and 
qb) .  In the system shown in FIG. 1 and described in 
more detail in U.S. Pat. No. 4,266,177 referred to above, 
squaring of these waveforms and the inverses thereof 
(by wave shapers 22,24,26 and 28 of FIG. 1) and selec- 
tively summing the resultant outputs (by summing cir- 
cuits 36 and 38 of FIG. 1) produces a first square wave 
having a pulse width or duration proportional to the 
phase shift for a positive half cycle of current (shown in 
FIG. 4(c)) and a second square wave with a pulse width 
or duration proportional to the phase shift for a negative 
half cycle of current. The average d.c. values of the 
waveforms shown in FIGS. qc) and 4(d) could be ob- 
tained by passing each through a low pass filter (not 
shown) and would be equal for normal triac operation. 
Under conditions where the triac 18 of FIG. 1 is 
shorted in the negative direction only, the motor cur- 
rent and voltage waveforms would be as shown in 
FIGS. 4(e) and 4v). The waveforms proportional to the 
phase angles (i.e., corresponding to FIGS. 4(c) and 4(d)) 
are shown in FIGS. 4(g) and q h ) ,  with the unequal 
widths shown in these latter figures resulting in unequal 
average d.c. levels. In general, the circuit of FIG. 3 is 
employed in a failure mode to sense the unequal d.c. 
levels and in response thereto, to turn the triac full on in 
both directions. 
Referring to FIG. 3, the voltage waveforms propor- 
tional to phase angle (derived from summing circuits 36 
and 38 of FIG. 1 and appearing at outputs A and B) are 
applied to input terminals 90 and 92 of FIG. 3. The 
input at terminal 90 is filtered by a low pass filter 
formed by a resistor 94 and a capacitor 96 to produce a 
first voltage V5 and by a low pass filter formed by a 
resistor 98 and a capacitor 100 to produce a second 
voltage V6. The voltage v5 is fed through a resistor 102 
to the inverting (negative) input of a first operational 
amplifier 104 and through a resistor 106 to the non- 
inverting (positive) input of a second operational ampli- 
fier 108. Similarly, voltage v6 is fed through a resistor 
110 to the non-inverting input of amplifier 104 and 
through a resistor 112 to the inverting input of amplifier 
108. Reference input voltage resistors 114 and 116 are 
provided for amplifiers 104 and 108, respectively, and 
feedback resistors 118 and 120 are connected between 
the respective outputs and inverting inputs of the two 
amplifiers. Blocking diodes 122 and 124 are provided at 
the respective outputs. 
The output voltages V7 and v8 of amplifiers 104 and 
108 are connected to a comparator 7 0  which corre- 
sponds to comparator 70 of FIG. 1 and which controls 
the operation of a corresponding triac. 
Operational amplifiers 104 and 108 each have a finite 
voltage level of voltage v.5 will be greater than that for 
V5. Because voltage v6 i s  fed to the positive input of 
amplifier 104 and to the negative input of amplifier 108, 
the voltage output, V7, of amplifier 104 goes to a posi- 
5 tive voltage (typically 10 volts due to the finite gain 
chosen) and the output, Vg, of amplifier 108 goes nega- 
tive. The positive voltage, V7, is passed by diode 122 
and fed to the input of comparator 70' while the nega- 
tive voltage Vg is blocked by diode 124. 
Under conditions where the triac fails in a positive 
direction, the width of the pulses of FIG. a(g) would be 
greater than that for the pulses of FIG. 4(h) (i.e., the 
situation will be the opposite of that actually illustrated) 
and voltage V5 would be greater than voltage v6. 
15 Under this circumstance, the output, V8, of amplifier 
108 would be positive (again, typically 10 volts) and the 
output, V7, of amplifier 104 would go negative. The 
positive voltage is passed by diode 124 and the negative 
voltage is blocked by diode 122, the former voltage 
It will be seen from the foregoing that the input, Vlo, 
to comparator 7 0  is zero when the triac operation is 
normal and goes to a positive value of, typically, plus 10 
volts when the triac fails in either the positive or nega- 
25 tive direction. In the event of triac failure, the compara- 
tor 7 0  functions the same as comparator 70 of FIG. 10 
to turn the triac full on in both directions, and as a 
result, the phase shift again becomes symmetrical caus- 
ing Vi0 to be zero. 
Referring to FIG. 5. an embodiment of the invention 
10 
20 being fed to comparator 70'. 
30 
35 
40 
45 
50 
55 
gain and both have signals of equal magnitude but oppo- 60 
site polarity applied to the inverting and non-inverting 
inputs thereof. Thus, when triac operation is normal, 
voltage V5 equals voltage v6, and both output voltages 
V7 and v8 are near zero. 
when the triac controlled thereby fails in the negative 
direction (resulting in waveforms corresponding to 
those shown in FIGS. 4(g) and 4(h)), the average d.c. 
Considering the operation of the circuit of FIG. 3 65 
is shown wkch is adapted to be used with either of the 
embodiments of FIG. 1 or FIG. 3 in order to provide 
fault protection in a failure mode when the triac open 
circuits in one direction only. In the embodiment of 
FIG. 1, the voltage across triac 18 becomes non-sym- 
metrical in the event of an open circuit in either direc- 
tion, resulting in a waveform similar to that of FIG. 
2(c). Such a waveform will cause of voltage V3 of FIG. 
1 to go to approximately plus 10 volts, regardless of the 
direction of failure. With the embodiment of FIG. 3, the 
current will become non-symmetrical in the event of an 
open circuit in either direction, resulting in waveforms 
similar to those shown in FIGS. 4dq) and q h ) .  Again, 
this will cause the comparator input voltage to go to 
approximately plus 10 volts, regardless of the direction 
of failure. Under both conditions, the positive voltage 
will trigger the comparator (90 or 70) which attempts 
to turn the triac full on as previously described. How- 
ever, under open circuit failure conditions and in the 
absence of the circuit of FIG. 5, the open circuit will 
remain and the input waveforms will be described pre- 
viously. 
The open circuit failure detecting circuit of FIG. 5 
includes an input terminal I30 to which is applied either 
the voltage V3 of the embodiment of FIG. 1 or the 
voltage Vi0 of the embodiment of FIG. 3. Terminal 130 
is connected to a low pass filter formed by a resistor 132 
and a capacitor 134. The time constant of the low pass 
filter is typically 1 to 2 seconds which is about 20 times 
longer than 50 to 100 milliseconds required for the com- 
parator (70 or 70) to respond. The filter output is con- 
nected to the positive input of an operational amplifier 
136, connected as a comparator. A bias or reference 
input voltage developed by resistors 138 and 140 is 
connected to the negative input of amplifier 136. In a 
specific example, this bias voltage is approximately +2 
volts and thus the output voltage, Vl2, of amplifier 136 
is normally at the full negative value thereof. A first 
4,400,657 
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blocking diode 142 blocks the negative voltage Vi2 
from the remainder of the circuit while a second block- 
ing diode 144 blocks feedback of this voltage through a 
resistor 146 to the positive input of amplifier 136. A 
further resistor 148 serves to provide bias current for 
amplifier 136 and a charging capacitor 150 is connected 
across input resistor 140. The output of amplifier 136 is 
connected through diode 142 and a current limiting 
resistor 152 to the gate of the triac being controlled 
(corresponding to triac 18 of FIG. 1). 
It will be seen from the foregoing that, under normal 
conditions, the circuit of FIG. 5 has no effect on the 
overall operation of the power factor controller since 
the negative output produced under these conditions is 
blocked by diodes 142 and 144. However, if the triac 
suffers an open circuit failure, the output of comparator 
70 or 70 goes to the full negative value thereof in re- 
sponse the non-symmetrical input signal produced 
under these conditions but cannot correct the problem 
and thus the input voltage V11 continues to increase. 
When this voltage reaches a value greater than the input 
voltage at the negative input of comparator 136 (+2 
volts in the example being considered), the output com- 
parator 136 switches, Le., becomes positive. This posi- 
tive voltage is fed through diode 142 and resistor 152 to 
the gate circuit of the triac. The value of resistor 152 is 
equal to that of the gate current limiting resistor (resis- 
tor 50 in FIG. 1) and thus the voltage at the gate of the 
triac is essentially zero volts, thereby resulting in %no 
gate current flow. This turns the triac 18 completely off. 
Further, under these circumstances, the current and 
voltage waveforms are once again symmetrical and the 
voltage V3 (FIG. 1) or Vlo (FIG. 3) goes to zero. How- 
ever, the resultant positive output voltage is now fed 
back through diode 144 and resistor 146 to the positive 
input of comparator amplifier 136 and holds amplifier 
136 in a positive output latched condition. Amplifier 
136 will remain in this condition until the circuit is 
de-energized and the failure is corrected. Upon re-ener- 
gizing the circuit, charging current will be provided 
through capacitor 150 to ensure that operational ampli- 
fier 136 resumes the normal, negative output condition 
thereof. 
Although the invention has been described in relation 
to exemplary embodiments thereof, it will be under- 
stood by those skilled in the art that variations and 
modifications can be effected in these exemplary em- 
bodiments without departing from the scope and spirit 
of the invention. 
I claim: 
1. In a triac control system for controlling current 
flow to a load, a triac failure detection circuit for detect- 
ing a unidirectional short circuit failure of the triac 
control system, said failure detection circuit comprising 
detecting means for detecting the triac voltage wave- 
form and for producing a first output responsive to a 
symmetrical triac voltage waveform produced during 
normal triac operation and for producing a second out- 
put responsive to a non-symmetrical triac voltage wave- 
form caused by failure of said triac in either a positive or 
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3. A system as claimed in claim 1 or claim 2 wherein 
the detecting means comprises a low pass filter, con- 
nected to receive the voltage across the triac, which 
produces a first filter output responsive to short circuit- 
ing of said triac in one direction and which produces a 
second filter output responsive to short circuiting of 
said triac in a second direction, and operational ampli- 
fier means connected to said low pass filter for produc- 
ing said second output responsive to either said first 
filter output or said second filter output. 
4. A system as claimed in claim 3 wherein said opera- 
tional amplifier means comprises an operational ampli- 
fier, a first blocking diode connected between the out- 
put and one input of said operational amplifier and a 
second blocking diode connected between said opera- 
tional amplifier and said triac control means. 
5. A system as claimed in claim 1 wherein said control 
means comprises an operational amplifier having one 
input connected to the output of said detecting means 
and an output connected to the gate of said triac. 
6. A system as claimed in claim 5 wherein said control 
means further comprises bias circuit means for provid- 
ing a predetermined bias voltage at the other input of 
said operational amplifier, said bias voltage being re- 
lated to second output such that said operational ampli- 
fier switches to a full output condition when a predeter- 
mined relationship exists between said bias voltage and 
said second output, said control means further compris- 
ing latching circuit means, responsive to said switching 
of said operational amplifier, for latching said opera- 
tional amplifier in said full output condition so as to 
ensure that said triac is continuously maintained fully 
turned on in both directions. 
7. A system as claimed in claim 6 wherein said latch- 
ing circuit means includes a resistor and diode con- 
nected between said bias circuit means and the output of 
said operational amplifier. 
8. A system as claimed in claim 1 wherein said system 
further comprises open circuit failure detecting means 
for detecting an open circuit failure of said triac in ei- 
ther direction and for turning off said triac in response 
to detection of such a failure. 
9. A system as claimed in claim 8 wherein said open 
circuit failure detecting means comprises an operational 
amplifier, connected to receive the first and second 
outputs of said detecting means of said failure detection 
circuit, for producing an output which causes turning 
off of said operational amplifier when said first output is 
received and for passing the output of said operational 
50 amplifier to the gate of said tGac when said second 
output is received. 
10. A system as claimed in claim 9 further comprising 
an input low pass filter connected to the input of said 
operational amplifier which receives the first and sec- 
55 ond outputs of said detecting means and latching circuit 
means for latching said operational amplifier in the 
output condition thereof which provides for turning off 
of said triac. 
11. In a triac control system for an alternating current 
60 input signal for controlling input current flow to an 
inductive load, a triac failure detection circuit for de- 
negative direction; and control means, connected to 
said detecting means, for turning said triac full on in 
both directions responsive to said second output. 
comprises a induction motor and said control system 
comprises a power factor controller for controlling the 
power fed to said motor. 
tecting a unidirectional short circuit failure of the traic 
of the control system, said failure detection circuit com- 
prising phase shift detection means for deriving first and 
2. A system as claimed in claim 1 wherein said load 65 second pulse trains of phase difference pulses whose 
phase durations are proportional to the phase differ- 
ences between the triac voltage and current for each 
half cycle of said alternating current signal, and detect- 
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ing means for receiving said phase difference pulses and 
for producing a first output when the half cycle pulses 
are of equal duration corresponding to normal opera- 
tion, and for producing a second output when the half 
cycle pulses are of unequal duration corresponding to a 5 
short circuit failure of said triac in either direction, and 
control means, connected to said detecting means, for 
turning said triac full on in both directions responsive to 
said second output. 
comprises an induction motor and said control system 
power supplied to motor in accordance with the 
phase difference between motor voltage and current 
waveforms, and said phase shift detection means derives 
said phase difference signals from signals produced by 
said power factor controller. 
power factor controller produces first and second sig- 2o in 
nals proportional the square of to the load voltage and 
the inverse thereof and third and fourth signals propor- 
tiond to the square of the load current and the inverse 
thereof, and includes summing means for selectively 
16. A system as claimed in claim 11, wherein the said 
control means comprises an operational amplifier hav- 
ing one input connected to the output of said detecting 
means and an output connected to the gate of said triac. 
17. A system as claimed in claim 16 wherein said 
Control means further Comprises bias Circuit means for 
Providing a Predetermined voltage at the other input of 
said operational amplifier, said operational tlmplifier 
switching to a full output condition when a predeter- 
12. A system as claimed in claim 11 wherein said load 10 mined relationship exists between said bias voltage and 
said second Output, said control means further COmpriS- 
of said operational amplifier for latching said opera- 
tional amplifier in said full output condition so as to 
15 ensure that said triac is continuously maintained fully 
turned on in both directions. 
18. A system Bs claimed in claim 11 wherein said 
system further comprises open circuit failure detecting 
in re- 
sponse to detection of such a 
19. A system as claimed in claim 18 wherein, during 
of said system, said triac receives a 
on and wherein said 
comprises a power factor controller for controlling the ing latching circuit responsive to said switching 
13. A system as in l2 wherein said means for detecting an open circuit failure of s&d tiac 
direction and for turning off said 
control signal for turning said 
summing said signals to produce a first quare wave 25 open circuit failure detecting means compriw an oper- 
having a pulse duration proportional to the phase shift ational amplifier connected to receive the first and set- 
for a positive half cycle of the input current and a sec- 
ond square wave having a pulse duration Propofiional 
to the Phase shift for a Positive half cycle of the input 
Current and a Saxnd Square Wave 
tlon proportional to the phase shlft for a negative half 
cycle of the input current, said first and second quare 
pulse trains produced by said phase shift 
14. A system as claimed in claims 11,12 or 13 wherein 
said detecting means includes fmt and second opera- 35 such as to turn the triac off. 
tiond amplifiers for receiving one of said first and sec- 
ond pulse trains at each of the inputs thereof such that 
an output is produced when the pulses of the first and 
second pulse trains are of unequal duration. 
ing blocking diode means for blocking the outputs of a 
first polarity produced by either of said operational 
ond outputs of =id detecting means, d i d e  means for 
blocking the output of said operational amplifier when 
said first output is received and for passing the output of 
a Pulse dura- 30 said operational amplifier to the gate of said triac when 
said second output is received, the output of said opera- 
tional amplifier as received at the gate of said trim being 
related to said control signal for said triac such that the 
resultant gate current provided at the gate of the triac is 
20. A system as claimed in claim 19 further compris- 
ing an input low pass filter connected to the input of 
said operational amplifier which receives the first and 
second outputs of said detecting means slld latching 
15. A system as claimed in claim 14 further compris- 40 circuit means for latching said operational amplifier in 
the output condition thereof which provides for turning 
off of said triac. 
amplifiers. I * * * .  
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